Abstract We have applied inverse modeling technique to analysis and design of scaling for 65 nm generation MOSFETs. Our model has well described trade-off relation between drive current and tolerance to short channel effect. Using the model, we have succeed to clarify specific problems of the present device and to quantitatively design a future targeted device. 1 Introduction In the scaling of advanced MOSFET, drive current I on often decreases even though gate length L gate shorten among the same I off [1] due to short channel effect (SCE) and parasitic resistance at the gate edge. To suppress the SCE, FD SOI or double gate are candidates for high performance application. On the other hand, conventional MOSFETs is still main candidate for low operation power and low stand-by power application [2] . To scale conventional MOSFETs many approaches are possible: thinner T ox , larger mobility, steeper X j , high-k gate insulator and so on. However, they are always in a complex trade-off relation and it is difficult to expect those actual performance.
degrades the inversion layer mobility and the effect surpasses the merit of shorter channel length (Fig. 4(a) ). In addition, electric field from drain decreases gate controllability in the shorter one. Moreover, the worse S-factor in the shorter MOSFETs results deeper threshold voltage in the linear scale (V th lin ), which leads to worse I on (Fig. 4(b) ).
Comparing boron pocket, indium pocket has smaller Sfactor though it has retrograde channel profile. The reason is, in the indium pocket, electric field from the drain is well suppressed by pocket dopant and electric field much concentrates to the channel (Fig. 5 ). In addition, thinner dopant at the source edge results larger mobility.
This investigation has clarified that the performance of our samples is limited mainly by strong electric field from the drain. Thus, we conclude that the most effective breakthrough is in the improvement of the extension X j .
Design and approach to 65 nm generation MOSFETs
Here, we discuss design of 65 nm generation MOSFETs for low operation power application at 2007.
T ox scaling is often expected to improve not only drive current but also tolerance to SCE. However, our simulation (Figs. 6(a), 8) shows it improves only I on in this case. In high-k gate insulator, I on is smaller and L eff is larger than that of SiON with the same EOT, because electric field from drain passes through the gate insulator and weakens gate controllability (Fig. 7) . The mobility enhancement by strained-Si or stress from STI also enlarges I on but L eff remains large ( Fig. 6(b) ).
To operate at the scaled L min , steeper extension is most important (Fig. 8) . It is consistent with the discussion at the previous section. Our calculation found a solution that steeper extension (horizontally half and vertically half) realizes the operation at L min = 23 nm and we will reach the target by some more improvement (such as channel profile engineering, R sd reduction, mobility enhancement). We note that high-k gate insulator is never inevitable. 5 Conclusion Our modeling technique (inverse modeling and transport modeling) is effective to well describe complex trade-off relation between drive current and tolerance to short channel effect and clarify the specific problems in the present device. Our scheme with this technique is efficient to design MOSFETs scaling for the 65 nm generation and beyond.
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